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Abstract—Because of the today’s market demand for high-
performance, high-density portable hand-held applications, elec-
tronic system design technology has shifted the focus from 2-D
planar SoC single-chip solutions to different alternative options
as tiled silicon and single-level embedded modules as well as 3-
D integration. Among the various choices, finding an optimal
solution for system implementation dealt usually with cost,
performance and other technological trade-off analysis at the
system conceptual level. It has been identified that the decisions
made within the first 20% of the total design cycle time will
ultimately result upto 80% of the final product cost.
In this paper, we discuss appropriate and realistic metric for
performance and cost trade-off analysis both at system concep-
tual level (up-front in the design phase) and at implementation
phase for verification in the three-dimensional integration. In
order to validate the methodology, two ubiquitous electronic
systems are analyzed under various implementation schemes and
discuss the pros and cons of each of them.
I. INTRODUCTION
As consumer demand for products that keep getting smaller,
lighter and offer more functionality and performance for
less power continues unabated, experimental electronic sys-
tem implementation technologies are migrating towards 3-D
solutions. A major driver behind this trend is the plethora
of implementation problems facing gigascale 2-D integra-
tion, ranging from technological to architectural. From a
fabrication point of view, integrating disparate technologies
such as sensors, MEMS structures, and other heterogeneous
elements demanded by many applications on a single die is
fraught with difficulties. The 2D architecture also results in
numerous bottlenecks due to area and routing congestion, such
as the memory bottleneck in multimedia SoCs [1]. Recent
developments in fabrication technology have resulted in 3D
integration being a potentially viable option for gigascale
integration [2][3]. Major potential benefits of vertical inte-
gration include increasing real estate by building upwards,
and the reduction in the total length of wiring required for
a given system configuration. The wire length reduction alone
can reduce the interconnect energy and propagation delay by
51% and 54% respectively, at the 45 nm technology node
[4]. The reduced parasitics for interconnects can significantly
simplify the circuit and power distribution network design
for high performance applications. In mixed-signal systems,
Noise-sensitive analog/RF circuitry is prone to failure due to
interference from their digital counterpart through the base
silicon substrate. 3-D integration aids in the solution for
noise isolation since it separates the analog/RF and digital
circuits into different substrates with the metal or the dielectric
bonding layer used in wafer-bonding technology [5] providing
an effective guard ring. The final footprint of the packaged


















Fig. 1. System Design Opportunities
The main obstacle to 3-D integration is poor thermal con-
ductivity and heat dissipation and the resultant temperature
rise due to the high power density [6]. A well known method
to transfer heat outside is to use thermal vias, which further
increases the routing congestion [7], [8]. However, careful
thermal-via placement in high performance systems could
effectively control the temperature in 3D-ICs. Some alternative
methods proposed, such as integrated micro-channel cooling
[9], [10] may also be a viable option. Moreover, it is shown in
[11] that even though the increased temperature reduces the
highest operating frequency, the overall system performance
can still be comparatively better than in a 2-D implementation.
However, even as designers are presented with an extra
spatial dimension, the complexity of the layout and the ar-
chitectural trade-offs also increase. To get a true improvement
in performance, a very careful analysis using detailed models
at different hierarchical levels is crucial. Even though several
previous works have addressed this issue [12][13][14], they
mostly concentrate on isolated model development, or target
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(b) Wafer Level Integration with
vertical interconnects
Fig. 2. Three-Dimensional Integration options
some specific type of system. In this work, we present a
cohesive analysis of the technological, cost and performance
tradeoffs for digital and mixed-mode systems, outlining the
choices available at different points in the design and their
ramifications. To this end we collate existing models from
the literature, and modify them and also derive new models
as necessary, including an overall yield model, a cost model,
performance metrics and a thermal profile model for both 2-D
and 3-D integration technologies. The main contribution of this
paper is in developing a generic methodology for performance
and cost estimations of 3D systems that can be modified for
different applications, and a comprehensive set of estimation
models as building blocks. We also use this methodology to
provide detailed estimates for two applications that showcase
the potential benefits of 3D integration.
The rest of the paper is organized as follows; first, we
discuss 3-D integration technologies, and go on to present our
methodology for cost and performance estimation, including
all models. In section IV we discuss the cost and performance
issues for two different applications in detail. We end with a
discussion and our conclusions.
II. THREE-DIMENSIONAL INTEGRATION TECHNOLOGIES
To avoid confusion, we define a few terms at the outset
to describe different packaging technologies. The term SoP is
used to refer to a 2-D multi-chip module (MCM) arrangement
where packaged chips are situated on a single substrate or
across a board. A 3-D stacked arrangements of chips or dies
is referred to as a System-In-Package or SiP. An electronic
system that is laid out on a single chip in 2-D is referred
to as a System-On-Chip or SoC. 3-D integration techniques
can be basically categorized into two major schemes [15]:
Folding and Stacking. In folding, a planar assembly with
flexible substrate is folded into several layers in order to form
a very compact shape. In this approach the interconnect length
is longer than in the stacked approach described below, but a
very compact size can be achieved.
Stacking chips or dies vertically is widely known as System-
in-a-Package (SiP). Stacking can be done at the chip level
with either chip-to-chip (C2C), Package-on-Package (PoP) or
MCM-to-MCM bonding using epoxy or glues and creating
electrical connections by wire-bonding techniques as illus-
trated in figure 2(a). These techniques present the opportunity
to stack Known-Good-Dies (KGDs) in layers [16], improving
the system yield. This approach has been using for hetero-
geneous integration of mixed-signal systems, where different
high-performance intellectual property (IP) blocks could also
be integrated to achieve a better performance. As an alternative
to chip stacking, 3-D integration can be performed at the
wafer-level too. Different blocks can be processed on sepa-
rate wafers, and they can be interconnected vertically using
through-hole vias (THV) or through-Si vias (TSV) to form
global communication links (refer figure 2(b)). This effectively
reduce the latency and power drawbacks inherent to global
communication in SoCs. Wafer-Level integration (WLI) can be
performed in two ways; entire wafers can be bonded together
before dicing (an approach herein after termed 3D-W2W) or
KGDs are bonded on top of a host wafer containing other
KGD sites termed (3D-D2W) [17]. Some other possibilities
not considered here include capacitive [18][19] or inductive
[20] links for wireless communication between chips [21].
In this analysis, we concentrate on stacking methodologies
and compare between 3D-SiP, 3D-D2W and 3D-W2W tech-
nologies.
III. PERFORMANCE AND COST ESTIMATION MODELS
Previous works that addressed cost and performance trade-
offs include [12] and [13], where Liu et. al. discuss the
mapping from 2-D to 3-D under the constraints of perfor-
mance, cost and temperature. However, they omit many 3-D
technological details. The authors of [14] describe a yield and
cost model for 3-D stacked chips with particular emphasis on
how the yield is affected by the number of through-hold vias.
We have previously illustrated how to make a design choice
between SoC and SoP for mixed signal circuits [12]. The
overall cost estimation process that we adopt is outlined in
figure 3. The first task of the overall process is to find
both chip/module area, because the cost and performance is
predicted on the area. If not provided by the IP vendor the area
of a digital module implemented in some target technology
can be estimated in a straightforward manner, using gate
information and technology scaling. However, the area of an
analog chip depends not only on the number of transistors
and their sizes (in practice, minimum size transistors are not
used in analog circuits), but also the circuit architecture. For
example, in a VCO, the area of the on-chip inductor may
be hundreds of times larger than that of a transistor. In a
ADC or DAC, on-chip resistors and capacitors also occupy
a larger-fraction of total area. Full custom design experiences
are necessary to estimate the size of an analog chip.
A. Die/SoP Area Models
The area occupied by the transistors and their interconnects
is termed the core area (Acore) of the chip. This area can either
be Interconnect-Capacity limited or Transistor-Area limited.
Given the number of total number of gates (Ng), and the gate
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where dg is the gate dimension and Np is the total number of





Here fg refers to the gate fanout, Pw to interconnection
pitch, nw to the number of interconnection layers, ew to the
utilization efficiency of interconnects, and Rm to the average





























for p = 0.5.
When it comes to packaging the core, the number of I/Os
to be connected to the outside must be arranged around the
periphery and may require a larger perimeter than dictated by
the core area in order to facilitate their placement according













where Pp is the peripheral in-line pad pitch and Np is the
total number of IO pads.
Np is evaluated using the well-known Rent’s rule, the
empirical equation that estimates the growth in the number of
signal pins on a circuit as a function of the logic components
in it. It usually takes the form:
Np = K ·Nρg (6)
where ρ is Rent’s exponent, K is Rent’s coefficient, and Ng
is the number of logic gates on the chip or logic partition.
Rents rule in this form is valid only for homogeneous systems,
but not for more complex systems, where several different
architectures are integrated to form an SoC. A form of Rent’s
rule described in [24], which argues that the same power-law
expression holds with an modified K and ρ parameters, given
by:












where Ki and ρi are the usual Rent’s rule parameters, Ngi is
the number of gates in block i, and Ng eq =
∑n
i=1 Ngi.
Multi-chip module (MCM) technology can be used as a
possible implementation of SoP. The MCM substrate area



























Fig. 3. The Overall Cost Modeling Flow for a Chip
Bakoglu in [22]. If the chip footprint size Fp is known, the
SoP area is:
Asub = NcF 2p (8)
It is understood that if only one chip carrier is available on
the module, the footprint size cannot be smaller than the
chip carrier size, and the footprint will be limited by the
interconnection capacity of the module. In Bakoglu’s method,
the interconnect-capacity limited substrate area is found by
estimating the average interconnect length at the module level,
RM , using same the approach used for chip level estimations.
In (4), the number of gates Ngis replaced with the number of
chips Nc. Further, the Rent’s exponent for modules is different
from that for chips. Hence Fp can be limited by either the die-
size or the chip carrier-related size. Therefore the footprint size










where Nc is the chip count, Fc the average chip pin fanout
(typically 1.5), Nmcm the total number of chip I/Os and the
I/Os to and from the MCM, nw and Pw the number and pitch
of module wiring levels respectively, Dc the size of the chip
and Pc the chip carrier related minimum value.
However this approach assumes that the components to be
arranged in a MCM substrate are homogeneous, which is
usually not the case for Mixed-Signal system. It is understood
that this restriction is critical in 2 respects [25]; (1) in the
derivation of the wiring capacity limited footprint, and (2) in
the determination of the module size. This limitation can be
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fixed by recomputing an effective chip count and correspond-





where NIOmcm is the total number of IO connections
in the whole module, and NIOchip i is the number of IO
connections that the ith component requires. The following








B. Yield and Cost Analysis
The yield of a bare silicon die, Yd, depends on electrical
defects created on each mask layer in the fabrication process
and the total area of the chip. In [26] a yield function for the







where D0 is the average electrical defect density, S is the
shape factor of (what is assumed to be) the Gamma distribution
of electrical defect density, N is the number of mask layers,
and A is the chip area. System yield is a function of the
yield of individual components and the yield of the integration
methodology used. This is basically the multiplication of the
yield of all the dies, substrate fabrication process, and the
bonding process. Thus, overall yield can be uneconomically
low for complex systems.
The chip yield after wafer testing is estimated from the fault
coverage, which is defined as the fraction of defects that are
identified in the test, and the actual yield of the die on the
wafer. When the fault coverage level is denoted by Fc, [25]




After sawing, the known defective dies are scrapped and the
rest are sent on for burn-in. Then the fraction of dies that are
available for burn-in and test is given by,
pass fraction (PF ) = Y Fcd (14)
The model computes the cumulative cost per die, or per MCM





where C1,i−1 is the accumulated cost of all the steps up to but
not including the present step, Ci, is the cost of the present
step, and PF is the percent of the die or MCMs which pass





The package cost is calculated using a price vs pin count
assumption as in [27]. For peripheral I/O single chip plastic
package cost is:
Cpkg = 0.01e1.16log(NIO)−2.09 (17)
C. Analytical Die Thermal Model for 2-D and 3-D Integration
Thermal integrity is a critical issue for even conventional
chips because the system reliability is strongly dependent on
the temperature. For vertically stacked chips, due to the higher
power density and stacked arrangement, it is difficult remove
the excessive heat from chips or dies which are away from the
heat sink. The increased heat causes further leakage, which in
turn increases the temperature, an undesirable cycle which can
cause breakdown. In the following analysis, the contribution
to the chip temperature from interconnect joule heating is
disregarded.
Assuming the heat dissipates through the Silicon substrate,
the average die temperature can be usually described using a
one-dimensional heat equation because as given in [28] the
die size is much larger than its thickness (t):






where Tambient is the ambient temperature, Pchip is the chip
power dissipation, A is the chip area, and k is the thermal
conductivity of the material. The factor tkA in (18) is known
as the effective thermal resistance (R) of the substrate layer
and the package.
If the same assumption is made that the die size is much
larger than its thickness, the maximum temperature in a 3D-IC
occurs at the highest device layer. Then as described in [28] ,
the average die temperature of a 3-D IC with m layers is:







where R(i−1),i is the effective thermal resistance between
the ith and (i − 1)th layer including the glue layer where
applicable, and Pj is the power dissipation in the kth active
layer. Effective thermal resistance between layers depends on
the number of thermal vias in the layer too.
D. Interconnect Performance Models
1) On-Chip Wire Delay: Typically global on-chip wires are
highly resistive, and the inductance is negligible , and hence
signal transmission - obeys the diffusion equation. Hence they
can be modeled as a distributed resistance-capacitance (RC)
line. The delay over a RC dominated wire with capacitive
load, CL, connected at the far-end constitutes the driver delay
and the distributed wire delay to which a first-order Elmore
approximation is:
trc = 0.693 {Rd(Cd + cwL+ CL) + rwLCL}+0.377rwcwL2
(20)
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(a) Intra chip wire model
LbndLbnd
Cpad Cbnd
Cbnd + Cpad CL
TL
Driver
(b) Inter chip wire model
Fig. 4. Delay models for Intra and Inter Chip Interconnections
Finally the propagation delay on the on-chip wire, as shown
in Figure 4(a), is the sum of the cascaded buffer delay (tdrv)
and the Elmore delay of the RC wire:
tintra = tdrv + trc (21)
2) Off-Chip Wire Delay: Inter-chip wires on a typical
package substrate are characterized by low-loss dielectrics and
by conductors with low resistivity and a large cross section,
making losses due to shunt conductance negligible. Hence
signal transmission exhibits transmission line behaviour. In a
lossy transmission line, both RC and LC delays co-exist. For
a LC dominated wires, the signal propagation delay is equal
to its time-of-flight.
tLC = ttof = L
√
lwcw (22)
If a wire is a very resistive transmission line, the following
empirical formula for adding time-of-flight (ttof ) and conven-
tional RC delay (trc) was found in [29] to accurately predict
the total wire delay:





For the inter-chip communication link shown in Figure 4(b),
the following expressions can be derived:
trc = 0.693
[
Z0(Cd+ Cpad + Cbnd + 0.5CL) +
Lbnd
Z0
+rwL(Cpad + Cbnd + CL)] + 0.4rwcwL2 (24)
Finally, the total delay for the inter-chip communication link
is the summation of the cascaded driver delay (tdrv), the RLC-
wire delay (tRLC):
tinter = tdrv + tRLC (25)
IV. TRADEOFF ANALYSIS FOR SOC,SOP AND 3D
IMPLEMENTATIONS
To make the comparison, we begin by selecting two mixed-
signal systems. first system is a Wireless Sensor, which contain
a 2Mb DRAM, and an ASIC and Microprocessor with gate
count of 500k and 300k respectively. It also contains an
Analog/RF block occupying an area of 2 mm2. Finally ,
it contains a MEMS sensor with an area of 1mm2. The
Notation Parameter Value
Do Defect Density per m2 250
S Shape Factor 0.6
Ndram DRAM Mask Layers 13
Nlogic Logic mask Layers 18
NRF CMOS RF Mask Layers 12
NMEMS MEMS Process Mask Layers 6
NCIS CMOS Image Sensor Process Mask Layers 10
Dwafer Wafer Diameter 300 mm
Clgc Process cost per mask layer (logic) 700 $
Cmixed Process cost per mask layer (mixed-signal) 1000 $
Cmcm MCM-D cost per unit area per layer 1000 $
Casmb Cost of assembly per pin 0.01
Csub Cost of substrate 300 $
C3Dvia Cost of making a through hole via in WLP 0.01 $
Crewrk Cost of Rework 3 $ $
CSOI Cost of SOI substrate 2000 $
Cwfr tst Wafer Test Cost per die 0.75 $
FCwfr Wafer Test Coverage 80%
Cburnin Die Burn-In and test Cost 2 $
FCdie Die Test coverage 99%
Cmod tst Module/Chip test cost 5 $
FCmod Module/Chip test coverage 95%
YMCMsub Yield of MCM substrate production 0.98
Yasmb Yield of assembly 0.97
Y3Dsub Yield of Wafer Level 3D stacking 0.98
α, β, γ Area merging factors 2,1,1
Kp Rent’s Coeff. (ASIC, DRAM) 7, 1.4
Rent’s Coeff. (µP, module) 7, 1.4
ρ Rent’s Exp (ASIC, DRAM) 0.3, 0.12
Rent’s Exp (µP, module) 0.21, 0.63
Pw Contacted Metal Pitch 136 nm
nw Number of interconnection layers (on-chip) 11
ew Utilization efficiency of interconnections 0.5
fg fanout of gates 2
Pp Peripheral in-line pad pitch 60 µm
Ag Gate Area 1µm
Adramcell DRAM Cell Area[30], [2] 0.05µm
nw mcm Number of interconnection layers (MCM-D) 8
Pw mcm Interconnect pitch (MCM-D) 20 µm
lbw Length of bondwire 1 mm
Lbw Inductance of bondwire 2 nH
Cbw Capacitance of bondwire 0.3 pF
Rd Min. sized Buffer Output Resistance 20.8 kΩ
Cg Min. sized Buffer Input Capacitance 0.14 fF
Cd Min. sized Buffer Output Capacitance 0.22 fF
Rv Resistance of through-hole via[31] 0.35 Ω
Cv Capacitance of through-hole via[31] 5 fF
Cpad Capacitance of the bond pad 2 pF
tlayer Total Thickness of a Die 20 µm
tglue Thickness of the glue layer in 3-D stack 2 µm
tCu Thickness of Cu metalization layers per die 12 µm
TABLE I
REPRESENTATIVE VALUES FOR A 65nm TECHNOLOGY AND NOTATIONS
FOR MAJOR PARAMETERS USED IN THE ANALYSIS. THESE VALUES VARY
WITH THE PROCESS TECHNOLOGY AND
second system is a 3G mobile terminal. We consider a similar
architecture as the first one but with a larger memory of
128 Mb DRAM, and a CMOS image sensor with a pixel
size of 1.75 µm× 1.75 µm, and resolution of 8 Megapixel
[32]. Further, in the analysis, we consider the ASIC and
Microprocessor together as a single logic block, treating our
target system as comprising only four megacells: analog/RF,
logic, memory, and a MEMS or CMOS image sensor. For all
the integration schemes, the underlying manufacturing process
is a 65 nm, 11-metal, CMOS process with a wafer diameter
of 300 mm and a lower-level wire pitch of 136 nm. We
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Parameter On-Chip Off-Chip
Physical
W (nm) 290 15










ON-CHIP AND OFF-CHIP WIRE PARAMETERS [35]
also assume peripheral in-line pad arrangement and wire bond
packaging. All the other key parameters are listed in Table I.
The worst-case delay for 2-D systems is estimated diagonally
from chip edge to chip edge, while it is estimated from one
edge of the bottom chip to the opposite side edge of the top
most chip for 3-D systems.
Based on the manufacturers data, the power density for
the constituent sub-modules in our case studies can be es-
timated. The power density for a DRAM is estimated to be
0.02W/mm2 [33], and for a logic block, 0.12W/mm2[34].
A CMOS Image sensor has an average power density of
0.016W/mm2. The power dissipation of the MEMS sen-
sor is assumed to be 50mW , and that for the Analog/RF
block, 500mW . For the stacked arrangement, we assume that
the logic block is close to the heat sink and other blocks
are in the following order: DRAM, Analog/RF block, and
MEMS/CMOS Image sensor.
A. Monolithic SoC
The integration of mixed signal systems in a single die is
a merging of several technologies, such as logic, memory,
analog/RF, and this results in increased process complexity
and area. For example merging logic circuits with memory
results in a lower circuit density and hence a larger circuit
area, than their logic-only or memory-only counter parts. For
example, in a UMC 0.18um technology a 6T-SRAM cell size
is about 4 µm2 in a pure CMOS implementation, but is 5.6
µm2 when merged. In this case the cell area increases by factor
of 1.4 when merging processes [12]. If modules P, Q and R
are merged into a single chip, the integrated areas composite
systems comprising two and three modules respectively are
shown in [12] to be:
AP∪Q = αAP + βAQ (32)
AP∪Q∪R = αAP + βAQ + γAR (33)
The total number of mask layers after merging is:
NP∪Q = NP +NQ −NP∩Q (34)
NP∪Q∪R = NP +NQ +NR −NP∩Q
− NP∩R −NQ∩R
+ NP∩Q∩R (35)
The total cost for an SoC implementation is given in (27).
Note that we assumed a MEMS-CMOS combined process for
SoC implementation of the first system, the wireless sensor
node.
Multiplying the total power dissipation by the series com-
bination of the substrate and package thermal resistances, we
can estimate the average chip temperature.
B. 2D-SoP
In the 2D-SoP implementation, we assume that four chips
(DRAM, RF, Logic and MEMS/Image Sensor) are assembled
as a multi chip module (MCM). Hence, the cost of implement-
ing the MCM includes the total cost for each chip including
the testing, the assembly cost, the substrate cost, the rework
cost, and finally the MCM test cost and packaging cost.
The SoP can provide some reworking capability whereas
SoC and wafer-level 3-D integration do not. If one rework
cycle is assumed for SoP, the yield in assembly is improved
from Ya to (2−Ya)Ya. Then the cost for SoP is given by (28)










where Yother is the yield of the MEMS sensor or CMOS image
sensor.
The overall temperature is found by estimating the effective






then multiplying total power dissipation of all the chips
by the series combination of thermal resistances Reff SoP ,
Rpkg(Package), andm Rsubs(substrate).
C. 3D-SiP
A 3D-SiP implementation is similar to the SoP package
integration, except that the SiP implementation integrate dies
on top of each other vertically. The cost formula is the same,
but the MCM substrate area is reduced, compared to the 2D-
SoP implementation. The thermal profile is also found in a
similar manner, using (19).
D. 3D-WLI
The yield of each 3-D implementation method is the cum-





where Y2D is the fabrication yield of the 2D process, and Ya
is the yield loss due to the 3-D assembly process. The Y m−1a
term in the equation take into account the fact that integration
of m layers of chips requires m − 1 silicon growth or wafer
bonding procedures. In the case of D2W stacking, die yield
after the KGD testing should be considered. Hence the overall
yield for implementing our target system in 3D-W2W and 3D-
D2W methods as described in [36], [37] are as follows:
Y3D w2w = YdramYlogicYrfYotherY 3a (38)











The total cost for 3-D Wafer-Level integration is given in (30)
and (31). Due to limitations in the wafer level processing,
217








































































Case Wireless Sensor Node 3G Mobile Terminal
Parameter Single Chip 2D-SoP 3D-SiP 3D-W2W 3D-D2W Single Chip 2D-SoP 3D-SiP 3D-W2W 3D-D2W
Normalized Area 1.00 3.92 0.78 0.71 0.71 1.00 1.94 0.75 0.71 0.71
Yieldoverall 0.95 0.98 0.98 0.92 0.94 0.56 0.98 0.98 0.71 0.94
Normalized Cost 1.00 4.11 4.04 1.14 2.96 1.00 0.40 0.40 0.38 0.33
Delay (ps) 127.37 176.36 148.33 83.9 83.9 317.88 205.37 168.34 259.63 259.63
∆T (oC) 39.16 12.39 52.8 312.74 312.74 26.38 14.67 36.9 73.96 73.96
TABLE III
RESULTS OF COST PERFORMANCE ANALYSIS FOR CASE-STUDIES. NOTE THAT ∆T = Ttop layer − Tambient .
there is no possibility of reworking. In a W2W integration
methodology all dies must be as same as in size in order
to alleviate manufacturing difficulties, especially the precise
alignment of wafers to make the vertical interconnections, and
dicing, whereas for D2W integration the dies can be different
in size. Moreover, though there is an area penalty due to the
vertical interconnections, it is assumed that the area of the
state-of-the art THV is on the order of a few µm2 [31]. Again
thermal profile is calculated using (19).
V. DISCUSSION
Results for our case studies are shown in Table III. It is quite
obvious that 3-D integration provides very compact designs
compared to its 2-D planar counterpart. Except for the 3D-SiP
method, 3D-WLI has lower interconnect delays over the 2-
D implementations. 3D-SiP and 2D-SoP implementations are
more or less equal in implementation cost, but 3D-SiP has
a lower interconnect delay. Where the wireless sensor node
is concerned, the SoC solution is the better choice, while
wafer-level 3D integration provides lower area and higher
performance. A SoC solution is the best option for such low
memory applications because it is less expensive. However,
though quite expensive, for high performance systems, 3D-
WLI is the best choice.
The scenario is different when it comes to a mobile terminal.
In this case, the overall chip area is 4.25 times larger than that
of the wireless sensor node. 3D-WLI technologies outperform
SiP implementation technologies, due to the very long RC
wires. Also, single chip solution has a very low yield. All
the other implementations methods show a lower cost than
the single chip implementation. 3D-SiP seems to be the best
design choice for low-cost, and high performance in this case.
The case studies show that when the system size becomes
very small the thermal resistance becomes high the temper-
ature rise in the top-most chip is unbearable. Hence, extra
cooling solutions such as thermal-vias occupying some area, or
very thin layers have to be used in the system implementation.
VI. CONCLUSION
In this paper, we developed a detailed yield and quantitative
cost models, and a quantitative performance metric for 3-D in-
tegration. Further, we derived simple yet useful thermal models
for 2-D and 3-D integrated circuits. The overall methodology
is suitable for early analysis in system explorations for future
nanoscale electronic systems. Through some example contem-
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porary mixed signal systems we demonstrate the methodology
outlined for different implementations and conclude that the
implementation strategy must be carefully selected depending
on the circuit complexity, as else the move to 3-D may have a
detrimental effect. Design choice early in the design cycle will
have a significant impact throughout the design and production
lifecycles , and the models and methodology presented in this
article can be an important aid in this choice.
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